Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions

Operation of a multi-slice processor implementing a load/store unit maintaining rejected instructions

US Patent 10255107 · Granted Apr 9, 2019

Estimated economic value: $2,400,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Gather buffer management for unaligned and gather load operations2023
Instruction handling for accumulation of register results in a microprocessor2023
Microprocessor that fuses load and compare instructions2023
Microprocessor that fuses load and compare instructions2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023