Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single-lock delay locked loop with cycle counter and method therefor

Single-lock delay locked loop with cycle counter and method therefor

US Patent 10250265 · Granted Apr 2, 2019

Estimated economic value: $963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient and low power reference voltage mixing2025
Communication systems for power supply noise reduction2024
Error pin training with graphics DDR memory2024
Multi-level signal reception2024
Communication systems for power supply noise reduction2024
Feed forward training of memory interfaces2024
Compensation for clock frequency modulation2024
Quadrature circuit interconnect architecture with clock forwarding2024
Calibrating a quadrature receive serial interface2024
Write hardware training acceleration2023
Dual duty cycle correction loop for a serializer/deserializer (SerDes) transmitt2023
Hardware efficient decision feedback equalization training2022