Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced pin count interface

Reduced pin count interface

US Patent 10198394 · Granted Feb 5, 2019

Estimated economic value: $24,217,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing memory and I/O services between nodes2025
Sharing memory and I/O services between nodes2025
Shared buffered memory routing2025
Extending multichip package link off package2025
Selection of processing mode for receiver circuit2025
Hardware logging for lane margining and characterization2025
System, apparatus and method for synchronizing multiple virtual link states over2024
Recalibration of PHY circuitry for the PCI express (PIPE) interface based on usi2023
Recalibration of PHY circuitry for the PCI express (PIPE) interface based on usi2023
Shared buffered memory routing2023
Flex bus protocol negotiation and enabling sequence2023
Flex bus protocol negotiation and enabling sequence2023