Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware logging for lane margining and characterization

Hardware logging for lane margining and characterization

US Patent 12332752 · Granted Jun 17, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-package die-to-die (D2D) interconnect for memory using universal chiplet inte2025
On-package die-to-die (D2D) interconnect for memory using universal chiplet inte2025
Retimers to extend a die-to-die interconnect2025
Retimers to extend a die-to-die interconnect2025
Die-to-die interconnect protocol layer2025
Die-to-die interconnect protocol layer2025
Clock interpolation system for eye-centering2025
Standard interfaces for die to die (D2D) interconnect stacks2025
Standard interfaces for die to die (D2D) interconnect stacks2025
Chained command architecture for packet processing2025
Valid signal for latency sensitive die-to-die (D2D) interconnects2025
Valid signal for latency sensitive die-to-die (D2D) interconnects2025