Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using data pattern to mark cache lines as invalid

Using data pattern to mark cache lines as invalid

US Patent 10176099 · Granted Jan 8, 2019

Estimated economic value: $28,117,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Code prefetch instruction2025
Instruction and micro-architecture support for decompression on core2024
Compressed cache memory with decompress on fault2024
Device, method and system to predict an address collision by a load and a store2024
Application programming interface for fine grained low latency decompression wit2024
Apparatus and method for hardware-based memoization of function calls to reduce 2024
Data relocation for inline metadata2024
Technology for dynamically tuning processor features2023
Detecting a dynamic control flow re-convergence point for conditional branches i2023
Cryptographic computing engine for memory load and store units of a microarchite2023
Shared read—using a request tracker as a temporary read cache2022