Multi-bit-mapping aware clock gating

Assignee

• Synopsys

Inventors

• Peter Wilhelm Josef Zepter (4 patents)
• Wladimir Alejandro Plagges Martinez (1 patents)
• Reiner Wilhelm Genevriere (2 patents)

View full patent text on Google Patents →