{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods and apparatus for pattern matching using redundant memory elements", "item": "https://www.patentleaderboard.com/patent/10141055"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for pattern matching using redundant memory elements

Methods and apparatus for pattern matching using redundant memory elements

US Patent 10141055 · Granted Nov 27, 2018

Estimated economic value: $19,088,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tracking RC time constant by wordline in memory devices2025
NAND page buffer based security operations2025
Cross-temperature compensation in a memory sub-system2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Methods and systems of utilizing analog to digital converter (ADC) for multiply-2025
Independent plane architecture in a memory device2025
Bit error management in memory devices2025
Methods and systems of operating a neural circuit in a non-volatile memory based2024
Tracking RC time constant by wordline in memory devices2024
NAND page buffer based security operations2024
Methods and systems of cell-array programming for neural compute using flash arr2024
Apparatuses and methods for concurrently accessing different memory planes of a 2024