Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer to wafer bonding techniques for III-V wafers and CMOS wafers

Wafer to wafer bonding techniques for III-V wafers and CMOS wafers

US Patent 10134945 · Granted Nov 20, 2018

Estimated economic value: $3,596,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Multi-function substrate2025
Multi-function substrate2025
Multi-function substrate2025
Semiconductor structure having a silicon active layer formed over a SiGe etch st2025
Trench gate high voltage transistor for embedded memory2025
Surface uniformity control in pixel structures of image sensors2025
FUSI gated device formation2025
Device over photodetector pixel sensor2025
Image sensor with diffusion barrier structure2025
Structure having thermal dissipation structure therein and manufacturing method 2025
Thermo-electric cooler for dissipating heat of optical engine2025