{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods of forming low band gap source and drain structures in microelectronic devices", "item": "https://www.patentleaderboard.com/patent/10115822"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming low band gap source and drain structures in microelectronic devices

Methods of forming low band gap source and drain structures in microelectronic devices

US Patent 10115822 · Granted Oct 30, 2018

Estimated economic value: $31,457,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Asynchronous carry-ripple adder with majority or minority gates2025
Ripple carry adder with ferroelectric or paraelectric wide-input minority or maj2025
Diode connected non-linear input capacitors based majority gate2025
Non-linear polar material based low power multiplier with transmission-gate base2025
Gate coupled non-linear polar material based capacitors for memory and logic2025
Asynchronous full-adder with majority or minority gates to generate carry-out tr2025
Asynchronous full-adder with majority or minority gates to generate carry-out fa2025
Asynchronous full-adder with majority or minority gates to generate sum false ou2025
Ferroelectric or paraelectric wide-input minority or majority gate based low pow2025
Methods of fabricating planar capacitors on a shared plate electrode2025
Field effect transistors with a gated oxide semiconductor source/drain spacer2025