Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for performing sign-off timing analysis of circuit designs using inter-power domain logic

US Patent 10114920 · Granted Oct 30, 2018

Estimated economic value: $18,076,000

Assignee

Inventors

View full patent text on Google Patents →