Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheme for compressing vertex shader output parameters

Scheme for compressing vertex shader output parameters

US Patent 10102603 · Granted Oct 16, 2018

Estimated economic value: $1,009,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan-out of server display buffer based on a frame rate setting for cloud gaming2025
Game play rewind with user triggered bookmarks2025
Overlapping rendering, streamout, and display at a client of rendered slices of 2025
Accessing local memory of a GPU executing a first kernel when executing a second2025
Reassigning geometry based on timing analysis when rendering an image frame2025
Synchronizing a frequency of a client VSYNC signal to a frequency of a server VS2025
Beginning scan-out process at flip-time for cloud gaming applications2025
Processor cluster address generation2025
Running a legacy application on a non-legacy device with application-specific op2025
Running a legacy application on a non-legacy device with application-specific op2025
Encoding a video frame as a reference frame based on a scene change hint at a cl2025
Integer matrix multiplication engine using pipelining2025