Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction and logic for run-time evaluation of multiple prefetchers

Instruction and logic for run-time evaluation of multiple prefetchers

US Patent 10102134 · Granted Oct 16, 2018

Estimated economic value: $21,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer architecture for generating an integrated data repository2025
Memory circuit and write method2025
Systems and methods for classifying puf signature modules of integrated circuits2025
Systems and methods to store multi-level data2025
Integrated circuit (IC) signatures with random number generator and one-time pro2025
Alias-free tagged error correcting codes for machine memory operations2025
Technologies for memory and I/O efficient operations on homomorphically encrypte2025
Random swap injection2025
Integrated circuit layout, integrated circuit, and method for fabricating the sa2025
Buffer control of multiple memory banks2025
3D stack of split graphics processing logic dies2025
Physical unclonable function (PUF) security key generation2025