Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device reducing parasitic loop inductance of system

Semiconductor device reducing parasitic loop inductance of system

US Patent 10083930 · Granted Sep 25, 2018

Estimated economic value: $26,395,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flip chip package unit and associated packaging method2025
Flip chip package unit comprising thermal protection film and associated packagi2024
Multi-die package structure and multi-die co-packing method2024
Charging protection circuit, charging circuit, and electronic device2024
Integrated circuit package structure and integrated circuit package unit2023
Multi-phase voltage converter with identification codes assignment2023
Panel level metal wall grids array for integrated circuit packaging2023
3-D package structure for isolated power module and the method thereof2023
Integrated circuit package structure, integrated circuit package unit and associ2023
Low leakage ESD MOSFET2022
FET device insensitive to noise from drive path2022
Bi-directional snapback ESD protection circuit2021