{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Non-planar semiconductor device having group III-V material active region with multi-dielectric gate stack", "item": "https://www.patentleaderboard.com/patent/10074718"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-planar semiconductor device having group III-V material active region with multi-dielectric gate stack

Non-planar semiconductor device having group III-V material active region with multi-dielectric gate stack

US Patent 10074718 · Granted Sep 11, 2018

Estimated economic value: $19,778,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Trench-based quantum dot devices with conductive liners2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Smooth titanium nitride layers and methods of forming the same2025
Method of integrating a capacitor including a non-linear polar material with a t2025
Gate coupled non-linear polar material based capacitors for memory and logic2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025