{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Simultaneous write and read calibration of an interface within a circuit", "item": "https://www.patentleaderboard.com/patent/10068634"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Simultaneous write and read calibration of an interface within a circuit

Simultaneous write and read calibration of an interface within a circuit

US Patent 10068634 · Granted Sep 4, 2018

Estimated economic value: $2,923,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-layer power optimization of program code and/or software architecture2025
Efficient and selective sparing of bits in memory systems2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Packeted protocol device test system2022
Address/command chip synchronized autonomous data chip address sequencer for a d2022
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2021
Efficient and selective sparing of bits in memory systems2021
Reducing latency of memory read operations returning data on a read data path ac2021
Use of a cyclic redundancy code multiple-input shift register to provide early w2021
Address/command chip synchronized autonomous data chip address sequencer for a d2021