Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of a cyclic redundancy code multiple-input shift register to provide early warning and fail detection

Use of a cyclic redundancy code multiple-input shift register to provide early warning and fail detection

US Patent 11088782 · Granted Aug 10, 2021

Estimated economic value: $4,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Cross-layer power optimization of program code and/or software architecture2025
Error protection analysis of an integrated circuit2025
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023
Address/command chip controlled data chip address sequencing for a distributed m2023
Address/command chip controlled data chip address sequencing for a distributed m2023