Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Satisfying memory ordering requirements between partial reads and non-snoop accesses

Satisfying memory ordering requirements between partial reads and non-snoop accesses

US Patent 10019366 · Granted Jul 10, 2018

Estimated economic value: $30,438,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Remote cache invalidation2025
Invalidation of permission information stored by another processor2025
Devices transferring cache lines, including metadata on external links2025
Scalable system on a chip2025
Scalable cache coherency protocol2025
DSB operation with excluded region2025
Mechanisms to utilize communication fabric via multi-port architecture2025
Memory error tracking and logging2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025