Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for assessing the usability of an exposed and developed semiconductor wafer

Method for assessing the usability of an exposed and developed semiconductor wafer

US Patent 10008422 · Granted Jun 26, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device for supplying fuel and vehicle comprising a device of this type2023
Lamella block with continuously varied lamella division2023
Fin block with continuously varied fin width2023
Method for checking a variable valve lift control of an internal combustion engi2022
Method and apparatus for simulation of lithography overlay2022
Method and apparatus for simulation of lithography overlay2022
Lithographic apparatus and method of controlling a lithographic apparatus2021
Wafer exposure method using wafer models and wafer fabrication assembly2021
Process control method for lithographically processed semiconductor devices2020
Process control method for lithographically processed semiconductor devices2020
Method and apparatus for fabricating wafer by calculating process correction par2020
Method for processing of a further layer on a semiconductor wafer2020