| 8074086 |
Circuit and method for dynamic in-rush current control in a power management circuit |
Anup Nayak, Bo Gao |
2011-12-06 |
| 7863971 |
Configurable power controller |
Anup Nayak, Shailja Garg |
2011-01-04 |
| 7383370 |
Arbiter circuit and signal arbitration method |
Gareth Feighery |
2008-06-03 |
| 7233183 |
Wide frequency range DLL with dynamically determined VCDL/VCO operational states |
— |
2007-06-19 |
| 7135899 |
System and method for reducing skew in complementary signals that can be used to synchronously clock a double data rate output |
Suwei Chen |
2006-11-14 |
| 7132854 |
Data path configurable for multiple clocking arrangements |
Suwei Chen, Jeffery Scott Hunt |
2006-11-07 |
| 7113445 |
Multi-port memory cell and access method |
Jeffery Scott Hunt, George M. Ansel |
2006-09-26 |
| 7019576 |
Delay circuit that scales with clock cycle time |
Suwei Chen |
2006-03-28 |
| 6710636 |
Method and system for high resolution delay lock loop |
Gary A. Gibbs, Lingsong Xu |
2004-03-23 |
| 6243303 |
Method and circuitry for writing data |
George M. Ansel, William G. Baker, James E. Kelly |
2001-06-05 |
| 6100739 |
Self-timed synchronous pulse generator with test mode |
George M. Ansel |
2000-08-08 |
| 6101134 |
Method and circuitry for writing data |
George M. Ansel, William G. Baker, James E. Kelly |
2000-08-08 |
| 5963487 |
Write enabling circuitry for a semiconductor memory |
Shiva P. Gowni, Sudhir S. Moharir |
1999-10-05 |
