| 9667546 |
Programmable partitionable counter |
Michael J. Morrison, Jay B. Patel |
2017-05-30 |
| 8112584 |
Storage controller performing a set of multiple operations on cached data with a no-miss guarantee until all of the operations are complete |
John J. Williams, Jr., John Andrew Fingerhut, Barry S. Burns |
2012-02-07 |
| 6564304 |
Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching |
Timothy J. Van Hook |
2003-05-13 |
| 5740402 |
Conflict resolution in interleaved memory systems with multiple parallel accesses |
Joseph P. Bratt, John F. Brennen, Peter Hsu, Joseph T. Scanlon, Steven J. Ciavaglia |
1998-04-14 |
| 5537538 |
Debug mode for a superscalar RISC processor |
Joseph P. Bratt, John Brennan, Peter Hsu, Chandra Joshi, William A. Huffman +3 more |
1996-07-16 |
| 5510934 |
Memory system including local and global caches for storing floating point and integer data |
John Brennan, Peter Hsu, William A. Huffman, Paul Rodman, Joseph T. Scanlon +1 more |
1996-04-23 |