| 11294670 |
Method and apparatus for performing reduction operations on a plurality of associated data element values |
Christopher J. Hughes, Jonathan Pearce, Guei-Yuan Lueh, Elmoustapha Ould-Ahmed-Vall, Jorge Parra +2 more |
2022-04-05 |
| 11037050 |
Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator |
Sujoyita Kaushikkar, Aniket S. Kakade, Kermin ChoFleming, Ping Zou, Alexey P. Suprun +1 more |
2021-06-15 |
| 10817297 |
Method and apparatus for vector-matrix comparison |
Christopher J. Hughes, Elmoustapha Ould-Ahmed-Vall, Jorge Parra, Prasoonkumar Surti, Ronen Zohar |
2020-10-27 |
| 10102129 |
Minimizing snoop traffic locally and across cores on a chip multi-core fabric |
Avinash Sodani, Zainulabedin J. Aurangabadwala |
2018-10-16 |
| 9836399 |
Mechanism to avoid hot-L1/cold-L2 events in an inclusive L2 cache using L1 presence bits for victim selection bias |
Avinash Sodani, Zainulabedin J. Aurangabadwala |
2017-12-05 |
| 9507596 |
Instruction and logic for prefetcher throttling based on counts of memory accesses to data sources |
Ashok Jagannathan, Prabhat Jain, Avinash Sodani |
2016-11-29 |