| 10126363 |
Flip-flop circuit and scan chain using the same |
Wen-Yi Lin |
2018-11-13 |
| 9419014 |
Alternating tap-cell strategy in a standard cell logic block for area reduction |
— |
2016-08-16 |
| 9366727 |
High density low power scan flip-flop |
— |
2016-06-14 |
| 9362910 |
Low clock-power integrated clock gating cell |
Mahesh Ramdas Vasishta |
2016-06-07 |
| 9331680 |
Low power clock gated flip-flops |
Mahesh Ramdas Vasishta |
2016-05-03 |
| 8578224 |
High density flip-flop with asynchronous reset |
Mahesh Ramdas Vasishta |
2013-11-05 |
| 8127263 |
Improving routability of integrated circuit design without impacting the design area |
Pavan Vithal Torvi, Dharin N. Shah, Ajith Harihara Subramonia |
2012-02-28 |
| 8112737 |
Contact resistance and capacitance for semiconductor devices |
Nagaraj Savithri, Dharin N. Shah |
2012-02-07 |
| 7895551 |
Generation of standard cell library components with increased signal routing resources |
Dharin N. Shah, Clive Bittlestone, Graham McLeod Barr, Pavan Vithal Torvi |
2011-02-22 |
| 7564077 |
Performance and area scalable cell architecture technology |
Uming Ko, Dharin N. Shah, Senthil Kumar Sundaramoorthy, Sumanth Katte Gururajarao, Rolf Lagerquist +1 more |
2009-07-21 |
| 7483819 |
Representing data having multi-dimensional input vectors and corresponding output element by piece-wise polynomials |
Shitanshu Krishnachandra Tiwari, Hugh Mair, Sumanth Katte Gururajarao |
2009-01-27 |
| 7441218 |
Contact resistance and capacitance for semiconductor devices |
Nagaraj Savithri, Dharin N. Shah |
2008-10-21 |