| 12223204 |
Memory-aligned access operations |
Luca Porzio, Olivier Duval |
2025-02-11 |
| 12183407 |
Setting switching for single-level cells |
Umberto Siciliani, Tao Liu, Ting Luo, Giuseppe D'Eliseo, Giuseppe Ferrari +6 more |
2024-12-31 |
| 12112064 |
Techniques for atomic write operations |
Luca Porzio, Christian M. Gyllenskog |
2024-10-08 |
| 12100438 |
Methods, devices and systems for an improved management of a non-volatile memory |
Marco Sforzin, Daniele Balluchi |
2024-09-24 |
| 11861370 |
Automotive boot optimization by utilizing multiple phases of boot-up procedures |
Roberto Izzi, Luca Porzio |
2024-01-02 |
| 11829646 |
Memory device performance based on storage traffic pattern detection |
Luca Porzio, Nicola Colella |
2023-11-28 |
| 11782854 |
Cache architecture for a storage device |
Daniele Balluchi |
2023-10-10 |
| 11693781 |
Caching or evicting host-resident translation layer based on counter |
Daniele Balluchi |
2023-07-04 |
| 11669461 |
Logical to physical table fragments |
Daniele Balluchi |
2023-06-06 |
| 11656983 |
Host-resident translation layer write command |
Daniele Balluchi |
2023-05-23 |
| 11461228 |
Multilevel addressing |
Gianfranco Ferrante |
2022-10-04 |
| 11392515 |
Cache architecture for a storage device |
Daniele Balluchi |
2022-07-19 |
| 11314456 |
Memory device performance based on storage traffic pattern detection |
Luca Porzio, Nicola Colella |
2022-04-26 |
| 11132311 |
Interface for memory having a cache and multiple independent arrays |
Gianfranco Ferrante, Antonino Caprì, Emanuele Confalonieri, Daniele Balluchi |
2021-09-28 |
| 11074192 |
Logical to physical table fragments |
Daniele Balluchi |
2021-07-27 |
| 11036625 |
Host-resident translation layer write command associated with logical block to physical address of a memory device |
Daniele Balluchi |
2021-06-15 |
| 10860474 |
Multilevel addressing |
Gianfranco Ferrante |
2020-12-08 |
| 10592427 |
Logical to physical table fragments |
Daniele Balluchi |
2020-03-17 |
| 10534731 |
Interface for memory having a cache and multiple independent arrays |
Gianfranco Ferrante, Antonino Caprì, Emanuele Confalonieri, Daniele Balluchi |
2020-01-14 |
| 8014208 |
Erase verification for flash memory |
Gianfranco Ferrante, Angelo Avino |
2011-09-06 |
| 7995365 |
Method and apparatuses for managing double data rate in non-volatile memory |
Elio D'Ambrosio, Ciro Chiacchio |
2011-08-09 |
