{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Tanausu Ramirez", "item": "https://www.patentleaderboard.com/inventor/fl:ta_ln:ramirez-3"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
TR

Tanausu Ramirez — 12 Patents

Intel: 11 patents #3,726 of 30,777Top 15%
HP: 1 patents #11,359 of 16,619Top 70%
Barcelona, ES: #117 of 5,109 inventorsTop 3%
Overall (All Time): #396,045 of 4,157,543Top 10%
12 Patents All Time
Tanausu Ramirez has been granted 12 US patents while listed as an inventor at Intel. The first was granted in 2015 and the most recent in October 2019. Tanausu Ramirez ranks #396,045 of 4,157,543 US inventors in our database (top 9.5%). Patent records list Tanausu Ramirez in Barcelona, ES.

Patents per Year

Patents granted per year, 2015 to 2019Bar chart with a peak of 6 patents in 2015.peak 62015: 6 patents20152016: 2 patents20162017: 2 patents20172018: 1 patents20182019: 1 patents2019

Issued Patents All Time

Showing 1–12 of 12 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10440195 Calibrating a media advance system of a page wide array printing device Alberto Borrego Lebrato, Francisco Javier Roses Conesa, Isidoro Maya 2019-10-08 $3,412,000
9983880 Method and apparatus for improved thread selection REKAI GONZALEZ-ALBERQUILLA, Josep M. Codina, Enric Gibert Codina 2018-05-29 $28,242,000
9619309 Enforcing different operational configurations for different tasks for failure rate based control of processors Enric Herrero Abellanas, Xavier Vera, Nicholas Axelos, Javier Carretero Casado, Daniel Sanchez Pedreño 2017-04-11 $8,965,000
9608922 Traffic control on an on-chip network Matteo Monchiero, Javier Carretero Casado, Enric Herrero Abellanas, Xavier Vera 2017-03-28 $8,391,000
9405647 Register error protection through binary translation Xavier Vera, Javier Carretero Casado, Matteo Monchiero, Enric Herrero 2016-08-02 $8,723,000
9286172 Fault-aware mapping for shared last level cache (LLC) Javier Carretero Casado, Enric Herrero, Matteo Monchiero, Xavier Vera 2016-03-15 $12,478,000
9176895 Increased error correction for cache memories through adaptive replacement policies Xavier Vera, Javier Carretero Casado, Enric Herrero Abellanas, Daniel Sanchez, Nicholas Axelos 2015-11-03 $14,434,000
9170947 Recovering from data errors using implicit redundancy Xavier Vera, Matteo Monchiero, Javier Carretero Casado, Enric Herrero 2015-10-27 $18,168,000
9112537 Content-aware caches for reliability Javier Carretero Casado, Enric Herrero, Matteo Monchiero, Xavier Vera 2015-08-18 $11,320,000
9075904 Vulnerability estimation for cache memory Javier Carretero Casado, Xavier Vera, Daniel Sanchez, Enric Herrero Abellanas, Nicholas Axelos 2015-07-07 $19,273,000
9071281 Selective provision of error correction for memory Javier Carretero Casado, Xavier Vera, Daniel Sanchez, Enric Herrero Abellanas, Nicholas Axelos 2015-06-30 $18,547,000
9043659 Banking of reliability metrics Enric Herrero Abellanas, Xavier Vera, Javier Carretero Casado, Nicholas Axelos, Daniel Sanchez 2015-05-26 $20,586,000