| 10014865 |
Clock management block |
Christopher D. Ebeling, Hamish T. Fallside, Prasun K. Raha |
2018-07-03 |
| 9954530 |
Implementation of related clocks |
Christopher D. Ebeling, Michael Glenn Wrighton, Andrew Caldwell |
2018-04-24 |
| 9000801 |
Implementation of related clocks |
Christopher D. Ebeling, Michael Glenn Wrighton, Andrew Caldwell |
2015-04-07 |
| 8996906 |
Clock management block |
Christopher D. Ebeling, Hamish T. Fallside, Prasun K. Raha |
2015-03-31 |
| 6703882 |
Dynamic circuits and static latches with low power dissipation |
Pablo Rodriguez |
2004-03-09 |
| 6535989 |
Input clock delayed by a plurality of elements that are connected to logic circuitry to produce a clock frequency having a rational multiple less than one |
Josef A. Dvorak, Ricky L. Pettit, David B. Hollenbeck |
2003-03-18 |
| 6317801 |
System for post-driving and pre-driving bus agents on a terminated data bus |
Alper Ilkbahar |
2001-11-13 |
| 6300822 |
On chip CMOS VLSI reference voltage with feedback for hysteresis noise margin |
Brian Cardanha, Dan Stotz |
2001-10-09 |
| 6195279 |
Increased content addressable memory (CAM) density and performance |
Pablo Rodriguez |
2001-02-27 |
| 6188260 |
Master-slave flip-flop and method |
Dan Stotz, Raymond W Rosenberry, Gayvin Stong |
2001-02-13 |
| 6069512 |
Dynamic circuits and static latches with low power dissipation |
Pablo Rodriguez |
2000-05-30 |