Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JT

John E. Turner — 70 Patents

Intel: 48 patents #679 of 30,777Top 3%
LSLattice Semiconductor: 8 patents #58 of 544Top 15%
HP: 5 patents #3,830 of 7,018Top 55%
CYCyrix: 2 patents #22 of 51Top 45%
AMD: 2 patents #4,853 of 9,280Top 55%
El Paso, TX: #1 of 878 inventorsTop 1%
Texas: #956 of 125,132 inventorsTop 1%
Overall (All Time): #29,186 of 4,157,543Top 1%
70 Patents All Time
John E. Turner has been granted 70 US patents while listed as an inventor at Intel. The first was granted in 1981 and the most recent in September 2010. John E. Turner ranks #29,186 of 4,157,543 US inventors in our database (top 0.70%). Patent records list John E. Turner in El Paso, TX, US.

Issued Patents All Time

Showing 1–25 of 70 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
7800405 Passgate structures for use in low-voltage applications Andy L. Lee, Wanli Chang, Cameron McClintock, Brian Johnson, Chiao Kai Hwang +2 more 2010-09-21 $6,185,000
7684532 Clock data recovery circuitry associated with programmable logic device circuitry Edward Aung, Henry Y. Lui, Paul Butler, Rakesh Patel, Chong H. Lee 2010-03-23 $6,021,000
7602634 Dynamic RAM storage techniques 2009-10-13 $11,012,000
7557608 Passgate structures for use in low-voltage applications Andy L. Lee, Wanli Chang, Cameron McClintock, Brian Johnson, Chiao Kai Hwang +2 more 2009-07-07 $8,718,000
7465971 Integrated circuit structures for increasing resistance to single event upset Lakhbeer S. Sidhu, Irfan Rahim, Jeffrey T. Watt 2008-12-16 $10,797,000
7333570 Clock data recovery circuitry associated with programmable logic device circuitry Edward Aung, Henry Y. Lui, Paul Butler, Rakesh Patel, Chong H. Lee 2008-02-19 $20,077,000
7319253 Integrated circuit structures for increasing resistance to single event upset Lakhbeer S. Sidhu, Irfan Rahim, Jeffrey T. Watt 2008-01-15 $5,902,000
7298646 Apparatus for configuring programmable logic devices and associated methods 2007-11-20 $9,552,000
7277316 Dynamic RAM storage techniques 2007-10-02 $4,017,000
7227918 Clock data recovery circuitry associated with programmable logic device circuitry Edward Aung, Henry Y. Lui, Paul Butler, Rakesh Patel, Chong H. Lee 2007-06-05 $8,821,000
7119574 Passage structures for use in low-voltage applications Andy L. Lee, Wanli Chang, Cameron McClintock, Brian Johnson, Chiao Kai Hwang +2 more 2006-10-10 $7,304,000
7088606 Dynamic RAM storage techniques 2006-08-08 $6,040,000
6952114 Apparatus and methods for silicon-on-insulator transistors in programmable logic devices 2005-10-04 $15,765,000
6876572 Programmable logic devices with stabilized configuration cells for reduced soft error rates 2005-04-05 $75,693,000
6828620 Nonvolatile memory cell with low doping region Christopher J. Pass, James D. Sansbury, Raminda Udaya Madurawe, Rakesh Patel, Peter J. Wright 2004-12-07 $20,382,000
6781409 Apparatus and methods for silicon-on-insulator transistors in programmable logic devices 2004-08-24 $25,057,000
6724222 Programmable logic with lower internal voltage circuitry Rakesh Patel, John Lam, Wilson Wong 2004-04-20 $24,027,000
6661253 Passgate structures for use in low-voltage applications Andy L. Lee, Wanli Chang, Cameron McClintock, Brian Johnson, Chiao Kai Hwang +2 more 2003-12-09 $42,503,000
6629311 Apparatus and method for configuring a programmable logic device with a configuration controller operating as an interface to a configuration memory Denis Berlan 2003-09-30 $25,423,000
6604228 Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions Rakesh Patel 2003-08-05 $44,476,000
6583646 Overvoltage-tolerant interface for integrated circuits Rakesh Patel, Wilson Wong 2003-06-24 $83,622,000
6573138 Nonvolatile memory cell with low doping region Christopher J. Pass, James D. Sansbury, Raminda Udaya Madurawe, Rakesh Patel, Peter J. Wright 2003-06-03 $95,757,000
6563343 Circuitry for a low internal voltage Rakesh Patel, John Lam, Wilson Wong 2003-05-13 $45,337,000
6472903 Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards Kerry Veenstra, Krishna Rangasayee 2002-10-29 $33,277,000
6433585 Overvoltage-tolerant interface for integrated circuits Rakesh Patel, Wilson Wong 2002-08-13 $34,443,000