Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards

Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards

US Patent 6472903 · Granted Oct 29, 2002

Estimated economic value: $33,277,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for efficient deployment of nodes in a network2023
Apparatus and methods for communicating with programmable devices2016
Apparatus and method for routing of signals2014
Apparatus and method for routing of signals2014
Apparatus and methods for communicating with programmable devices2014
Apparatus and methods for communicating with programmable devices2013
Booting mechanism for FPGA-based embedded system2013
Apparatus and method for routing of signals2012
Apparatus and method for routing of signals2012
Apparatus and methods for communicating with programmable devices2012
Tool with graphical interconnect matrix2012
Error detection on programmable logic resources2012