| 10949201 |
Processor with accelerated lock instruction operation |
Scott Thomas Bingham, Marius Evers, Krishnan V. Ramani |
2021-03-16 |
| 8645639 |
Hierarchical memory arbitration technique for disparate sources |
Guhan Krishnan, Antonio Asaro, Don Cherepacha, Joerg Winkler, Ralf Flemming +3 more |
2014-02-04 |
| 8266389 |
Hierarchical memory arbitration technique for disparate sources |
Guhan Krishnan, Antonio Asaro, Don Cherepacha, Joerg Winkler, Ralf Flemming +3 more |
2012-09-11 |
| 7519755 |
Combined command and response on-chip data interface for a computer system chipset |
Joerg Winkler, Frank Barth |
2009-04-14 |
| 7181559 |
Message based transport mechanism for level sensitive interrupts |
Frank Barth, Jörg Winkler |
2007-02-20 |
| 7181561 |
Ordering rule controlled command storage |
Frank Barth |
2007-02-20 |
| 7096290 |
On-chip high speed data interface |
Frank Barth |
2006-08-22 |