MC

Meei-Ling Chiang

AM AMD: 9 patents #1,329 of 9,279Top 15%
Apple: 4 patents #6,306 of 18,612Top 35%
Globalfoundries: 1 patents #2,221 of 4,424Top 55%
Overall (All Time): #332,056 of 4,157,543Top 8%
14
Patents All Time

Issued Patents All Time

Patent #TitleCo-InventorsDate
12249909 Power supply noise reduction by current cancellation circuit Khaled M. Alashmouny, Zhi Hu 2025-03-11
12160497 Reference clock switching in phase-locked loop circuits Hairong Yu, Boon-Aik Ang, Yu-Cheng Chen, Litesh Sajnani, Samed Maltabas +5 more 2024-12-03
11256283 Hybrid asynchronous gray counter with non-gray zone detector for high performance phase-locked loops Dabin Zhang, Dennis M. Fischette, Jr., Shaobo Liu, Yu-Cheng Chen, Samed Maltabas 2022-02-22
9979405 Adaptively reconfigurable time-to-digital converter for digital phase-locked loops Wei Deng, Dennis M. Fischette, Jr., Samed Maltabas 2018-05-22
9692426 Phase locked loop system with bandwidth measurement and calibration Boon-Aik Ang, Dennis M. Fischette, Jr. 2017-06-27
8134417 Automatic amplitude control for voltage controlled oscillator Dennis M. Fischette, Jr., Alvin Leng Sun Loke, Michael M. Oshima 2012-03-13
7817761 Test techniques for a delay-locked loop receiver interface Dwight K. Elvey, Sanjeev K. Maheshwari, Emerson S. Fang 2010-10-19
7750711 Phase select circuit with reduced hysteresis effect Sanjeev K. Maheshwari, Emerson S. Fang 2010-07-06
7545190 Parallel multiplexing duty cycle adjustment circuit with programmable range control Sanjeev K. Maheshwari, Emerson S. Fang 2009-06-09
7009548 Variable accuracy pipeline ADC for WLAN communications devices Boon-Aik Ang 2006-03-07
6359579 Digital logic correction circuit for a pipeline analog to digital (A/D) converter 2002-03-19
6337651 Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage 2002-01-08
6323800 Pipeline analog to digital (a/d) converter with lengthened hold operation of a first stage 2001-11-27
6295016 Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage 2001-09-25