| 10847544 |
High voltage three-dimensional devices having dielectric liners |
Walid M. Hafez, Jeng-Ya David Yeh, Curtis Tsai, Chia-Hong Jan, Gopinath Bhimarasetti |
2020-11-24 |
| 10784378 |
Ultra-scaled fin pitch having dual gate dielectrics |
Walid M. Hafez, Roman W. Olac-Vaw, Chen-Guan Lee, Chia-Hong Jan, Everett S. Cassidy-Comfort |
2020-09-22 |
| 10692888 |
High voltage three-dimensional devices having dielectric liners |
Walid M. Hafez, Jeng-Ya David Yeh, Curtis Tsai, Chia-Hong Jan, Gopinath Bhimarasetti |
2020-06-23 |
| 10658361 |
Methods of integrating multiple gate dielectric transistors on a tri-gate (FINFET) process |
Curtis Tsai, Chia-Hong Jan, Jeng-Ya David Yeh, Walid M. Hafez |
2020-05-19 |
| 10559688 |
Transistor with thermal performance boost |
Chen-Guan Lee, Walid M. Hafez, Chia-Hong Jan, Hsu-Yu Chang |
2020-02-11 |
| 10535747 |
Transistor with dual-gate spacer |
En-Shao Liu, Chen-Guan Lee, Chia-Hong Jan |
2020-01-14 |