| 10761580 |
Techniques to enable communication between a processor and voltage regulator |
Anupama Suryanarayanan, Chinmay Ashok, Jeremy J. Shrall |
2020-09-01 |
| 10705588 |
Enabling a non-core domain to control memory bandwidth in a processor |
Inder M. Sodhi, Efraim Rotem, Doron Rajwan, Eliezer Weissmann, Ryan D. Wells |
2020-07-07 |
| 10678319 |
Multi-level loops for computer processor control |
Doron Rajwan, Efraim Rotem, Eliezer Weissmann, Dorit Shapira |
2020-06-09 |
| 10620969 |
System, apparatus and method for providing hardware feedback information in a processor |
Vedvyas Shanbhogue, Eugene Gorbatov, Russell J. Fenger, Ashok Raj, Kameswar Subramaniam |
2020-04-14 |
| 10613614 |
Dynamically controlling cache size to maximize energy efficiency |
Efraim Rotem, Eliezer Weissmann, Doron Rajwan, Nadav Shulman, Alon Naveh +1 more |
2020-04-07 |
| 10606338 |
Energy-aware power sharing control |
Sudheer Nair, James G. Hermerding, II |
2020-03-31 |
| 10564699 |
Dynamically controlling cache size to maximize energy efficiency |
Efraim Rotem, Eliezer Weissmann, Doron Rajwan, Nadav Shulman, Alon Naveh +1 more |
2020-02-18 |
| 10545793 |
Thread scheduling using processing engine information |
Vijay Dhanraj, Russell J. Fenger, Vivek Garg, Eugene Gorbatov, Stephen H. Gunther +6 more |
2020-01-28 |