{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2018", "item": "https://www.patentleaderboard.com/2018/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2018/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Vasanth Ranganathan", "item": "https://www.patentleaderboard.com/2018/inventor/fl:va_ln:ranganathan-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
VR

Vasanth Ranganathan — 4 Patents in 2018

Intel: 4 patents #527 of 5,158Top 15%
Park Village, CA: #10 of 28 inventorsTop 40%
California: #4,911 of 60,411 inventorsTop 9%
Overall (2018): #33,868 of 503,207Top 7%
4 Patents 2018

Issued Patents 2018

Showing 1–4 of 4 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10157444 Dynamic page sizing of page table entries Abhishek R. Appu, Joydeep Ray, Altug Koker, Balaji Vembu, Prasoonkumar Surti +4 more 2018-12-18 $25,622,000
10152822 Motion biased foveated renderer Prasoonkumar Surti, Karthik Vaidyanathan, Atsuo Kuwahara, Hugues Labbe, Sameer Kp +10 more 2018-12-11 $24,515,000
10102609 Low granularity coarse depth test efficiency enhancement Saikat Mandal, Karol A. Szerszen, Saurabh Sharma, Vamsee Vardhan Chivukula, Abhishek R. Appu +3 more 2018-10-16 $21,459,000
10002455 Optimized depth buffer cache apparatus and method Robert L. Farrell, Prasoonkumar Surti, Karol A. Szerszen 2018-06-19 $34,162,000