{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2018", "item": "https://www.patentleaderboard.com/2018/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2018/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Karol A. Szerszen", "item": "https://www.patentleaderboard.com/2018/inventor/fl:ka_ln:szerszen-1"}]}

Home › 2018 › Intel › Karol A. Szerszen

Karol A. Szerszen — 2 Patents in 2018

Intel: 2 patents #1,186 of 5,158Top 25%

Hillsboro, OR: #117 of 454 inventorsTop 30%

Oregon: #985 of 4,132 inventorsTop 25%

Overall (2018): #131,046 of 503,207Top 30%

2 Patents 2018

Issued Patents 2018

Showing 1–2 of 2 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
10102609	Low granularity coarse depth test efficiency enhancement	Vasanth Ranganathan, Saikat Mandal, Saurabh Sharma, Vamsee Vardhan Chivukula, Abhishek R. Appu +3 more	2018-10-16	$21,459,000
10002455	Optimized depth buffer cache apparatus and method	Robert L. Farrell, Prasoonkumar Surti, Vasanth Ranganathan	2018-06-19	$34,162,000

Karol A. Szerszen — 2 Patents in 2018

Issued Patents 2018

Patent Widget