| 10163468 |
Multiple register memory access instructions, processors, methods, and systems |
Bret L. Toll, Ronak Singhal |
2018-12-25 |
| 10153011 |
Multiple register memory access instructions, processors, methods, and systems |
Bret L. Toll, Ronak Singhal |
2018-12-11 |
| 10153012 |
Multiple register memory access instructions, processors, methods, and systems |
Bret L. Toll, Ronak Singhal |
2018-12-11 |
| 10141033 |
Multiple register memory access instructions, processors, methods, and systems |
Bret L. Toll, Ronak Singhal |
2018-11-27 |
| 10102888 |
Multiple register memory access instructions, processors, methods, and systems |
Bret L. Toll, Ronak Singhal |
2018-10-16 |
| 10102126 |
Apparatus and method for implementing a multi-level memory hierarchy having different operating modes |
Raj K. Ramanujan, Rajat Agarwal |
2018-10-16 |
| 10048868 |
Replacement of a block with a compressed block to increase capacity of a memory-side cache |
Alaa R. Alameldeen, Blaise Fanning, James J. Greensky |
2018-08-14 |