{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2017/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Debaleena Das", "item": "https://www.patentleaderboard.com/2017/inventor/fl:de_ln:das-30"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
DD

Debaleena Das — 5 Patents in 2017

Intel: 5 patents #466 of 5,604Top 9%
Los Gatos, CA: #56 of 660 inventorsTop 9%
California: #3,807 of 60,394 inventorsTop 7%
Overall (2017): #31,969 of 506,227Top 7%
5 Patents 2017

Issued Patents 2017

Showing 1–5 of 5 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
9811420 Extracting selective information from on-die dynamic random access memory (DRAM) error correction code (ECC) Bill Nale, Kuljit S. Bains, John B. Halbert 2017-11-07 $13,901,000
9760435 Apparatus and method for generating common locator bits to locate a device or column error during error correction operations 2017-09-12 $10,213,000
9697094 Dynamically changing lockstep configuration George H. Huang, Jing Ling, Reza E. Daftari, Meera Ganesan 2017-07-04
9691505 Dynamic application of error correction code (ECC) based on error type Rajat Agarwal 2017-06-27 $7,334,000
9613722 Method and apparatus for reverse memory sparing George H. Huang, Brian S. Morris, Rajat Agarwal 2017-04-04 $8,141,000