| 9471494 |
Method and apparatus for cache line write back operation |
Rajesh M. Sankaran, Neil Schaper, Joseph Nuzman, Larisa Novakovsky, Gilbert Neiger +1 more |
2016-10-18 |
| 9436605 |
Cache coherency apparatus and method minimizing memory writeback operations |
Jeffrey D. Chamberlain, Vedaraman Geetha, Robert G. Blankenship, Adrian C. Moga, Herbert Hum +1 more |
2016-09-06 |
| 9423959 |
Method and apparatus for store durability and ordering in a persistent memory architecture |
Subramanya R. Dulloor, Sanjay Kumar, Rajesh M. Sankaran, Gilbert Neiger, Richard Uhlig +7 more |
2016-08-23 |
| 9418009 |
Inclusive and non-inclusive tracking of local cache lines to avoid near memory reads on cache line memory writes into a two level system memory |
Adrian C. Moga, Vedaraman Geetha, Bahaa Fahim, Robert G. Blankenship, Jeffrey D. Chamberlain +1 more |
2016-08-16 |
| 9405687 |
Method, apparatus and system for handling cache misses in a processor |
Bahaa Fahim, Samuel D. Strom, Vedaraman Geetha, Robert G. Blankenship, Krishnakumar Ganapathy +1 more |
2016-08-02 |
| 9367112 |
Optimizing power usage by factoring processor architectural events to PMU |
P. Keong Or, Krishnakanth V. Sistla, Ganapati Srinivasa |
2016-06-14 |
| 9288260 |
Apparatus, system, and methods for facilitating one-way ordering of messages |
James Vash, Vida Vakilotojar, Bongjin Jung |
2016-03-15 |