Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
WN

William C. Naylor — 32 Patents

SYSynopsys: 17 patents #30 of 2,302Top 2%
Canon: 14 patents #4,784 of 19,416Top 25%
TTTransaction Technology: 1 patents #43 of 75Top 60%
San Jose, CA: #1,882 of 32,062 inventorsTop 6%
California: #15,919 of 386,348 inventorsTop 5%
Overall (All Time): #110,428 of 4,157,543Top 3%
32 Patents All Time
William C. Naylor has been granted 32 US patents while listed as an inventor at Synopsys. The first was granted in 1996 and the most recent in May 2020. William C. Naylor ranks #110,428 of 4,157,543 US inventors in our database (top 2.7%). Patent records list William C. Naylor in San Jose, CA, US.

Issued Patents All Time

Showing 1–25 of 32 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10650109 Boolean satisfiability (SAT) solver 2020-05-12 $32,020,000
10346578 Placement-based congestion-aware logic restructuring Jagat Patel, Brent Gregory 2019-07-09 $14,040,000
10331834 Optimizing the ordering of the inputs to large commutative-associative trees of logic gates Bogdan Craciun, Brent Gregory, Jaime Wong 2019-06-25 $18,774,000
8146047 Automation method and system for assessing timing based on gaussian slack Brent Gregory, Bogdan Craciun 2012-03-27 $6,043,000
8069429 Detailed placer for optimizing high density cell placement in a linear runtime Ronald A. Miller, Yiu-Chung Wong 2011-11-29 $3,280,000
7484194 Automation method and system for assessing timing based on Gaussian slack Brent Gregory, Bogdan Craciun 2009-01-27 $7,568,000
7404168 Detailed placer for optimizing high density cell placement in a linear runtime Ronald A. Miller, Yiu-Chung Wong 2008-07-22 $11,461,000
7036103 Detailed placer for optimizing high density cell placement in a linear runtime Ronald A. Miller, Yiu-Chung Wong 2006-04-25 $7,889,000
6983431 Simultaneous placement of large and small cells in an electronic circuit Ross A. Donelly, Jason R. Woolever 2006-01-03 $15,534,000
6951003 Placing cells of an IC design using partition preconditioning Troy W. Barbee, III, Ross A. Donelly 2005-09-27 $5,072,000
6948143 Constrained optimization with linear constraints to remove overlap among cells of an integrated circuit Ross A. Donelly, Jason R. Woolever 2005-09-20 $16,128,000
6766500 Multiple pass optimization for automatic electronic circuit placement Ross A. Donelly, Michael Fu 2004-07-20 $14,105,000
6671859 Non-linear optimization system and method for wire length and delay optimization for an automatic electronic circuit placer Ross A. Donelly, Lu Sha 2003-12-30 $38,659,000
6665851 Quick placement of electronic circuits using orthogonal one dimensional placements Ross A. Donelly 2003-12-16 $18,927,000
6662348 Non-linear optimization system and method for wire length and density within an automatic electronic circuit placer Ross A. Donelly, Lu Sha 2003-12-09 $40,061,000
6384836 Color gamut clipping Kia Silverbrook 2002-05-07 $102,000
6301693 Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer Ross A. Donelly, Lu Sha 2001-10-09 $30,651,000
6282693 Non-linear optimization system and method for wire length and density within an automatic electronic circuit placer Ross A. Donelly, Lu Sha 2001-08-28 $34,759,000
5987219 Method of producing a dither matrix by dividing an array into a plurality of regions and altering the borders of each region to have continuous irregular boundaries Kia Silverbrook 1999-11-16 $153,000
5844532 Color display system Kia Silverbrook, Michael John Webb, David R. Brown, Natalie L. Kershaw, Mark Pulver +1 more 1998-12-01 $83,000
5832185 Alteration of dither matrix size for full color dithering Kia Silverbrook 1998-11-03 $57,000
5805136 Intermingling subpixels in discrete level displays Kia Silverbrook 1998-09-08 $50,000
5801854 Color conversion method 1998-09-01 $39,000
5757516 Noise quenching method and apparatus for a colour display system 1998-05-26 $42,000
5751272 Display pixel balancing for a multi color discrete level display Kia Silverbrook 1998-05-12 $30,000