Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Constrained optimization with linear constraints to remove overlap among cells of an integrated circuit

Constrained optimization with linear constraints to remove overlap among cells of an integrated circuit

US Patent 6948143 · Granted Sep 20, 2005

Estimated economic value: $16,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boolean satisfiability (SAT) solver2020
Placement-based congestion-aware logic restructuring2019
Optimizing the ordering of the inputs to large commutative-associative trees of 2019
Automation method and system for assessing timing based on gaussian slack2012
Detailed placer for optimizing high density cell placement in a linear runtime2011
Automation method and system for assessing timing based on Gaussian slack2009
Detailed placer for optimizing high density cell placement in a linear runtime2008
Detailed placer for optimizing high density cell placement in a linear runtime2006
Simultaneous placement of large and small cells in an electronic circuit2006
Simultaneous placement of large and small cells in an electronic circuit2006
Simultaneous placement of large and small cells in an electronic circuit2006
Placing cells of an IC design using partition preconditioning2005