| 6148275 |
System for and method of connecting a hardware modeling element to a hardware modeling system |
Andrew Read, Wayne Phillip Heideman, Robert Kristianto Mardjuki, Robert K. Couch, Peter R. Jaeger +4 more |
2000-11-14 |
| 6141636 |
Logic analysis subsystem in a time-sliced emulator |
Tony R. Sarno, Ingo Schaefer, John E. Chilton, Bernard Y. Chan, Michael C. Tsou |
2000-10-31 |
| 5963736 |
Software reconfigurable target I/O in a circuit emulation system |
Tony R. Sarno, Ingo Schaefer, John E. Chilton, Curt Blanding |
1999-10-05 |
| 5625580 |
Hardware modeling system and method of use |
Andrew Read, Wayne Phillip Heideman, Robert Kristianto Mardjuki, Robert K. Couch, Peter R. Jaeger +3 more |
1997-04-29 |
| 5369593 |
System for and method of connecting a hardware modeling element to a hardware modeling system |
Andrew Read, Wayne Phillip Heideman, Robert Kristianto Mardjuki, Robert K. Couch, Peter R. Jaeger +4 more |
1994-11-29 |
| 5353243 |
Hardware modeling system and method of use |
Andrew Read, Wayne Phillip Heideman, Robert Kristianto Mardjuki, Robert K. Couch, Peter R. Jaeger +3 more |
1994-10-04 |