Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic analysis subsystem in a time-sliced emulator

Logic analysis subsystem in a time-sliced emulator

US Patent 6141636 · Granted Oct 31, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method as well as apparatuses for testing at least one function of a medical fun2019
Method as well as apparatuses for testing at least one function of a medical fun2019
Method as well as apparatuses for testing at least one function of a medical fun2018
Method as well as apparatuses for testing at least one function of a medical fun2016
Method of initialising an apparatus for blood treatment in the single-needle mod2016
Gear unit2001
System for and method of connecting a hardware modeling element to a hardware mo2000
Software reconfigurable target I/O in a circuit emulation system1999
Software reconfigurable target I/O in a circuit emulation system1999
Software reconfigurable target I/O in a circuit emulation system1999
Software reconfigurable target I/O in a circuit emulation system1999
Emulation system having multiple emulated clock cycles per emulator clock cycle 1999