| 11544425 |
Systems and methods for expediting design of physical components through use of computationally efficient virtual simulations |
Samrendra K. Singh, Andrew Brokaw, Panos Tamamidis |
2023-01-03 |
| 11295046 |
Systems and methods for expediting design of physical components through use of computationally efficient virtual simulations |
Samrendra K. Singh, Andrew Brokaw, Panos Tamamidis |
2022-04-05 |
| 9983920 |
System, method and apparatus for preventing data loss due to memory defects using latches |
Mrinal Kochar, Aaron Lee |
2018-05-29 |
| 9858009 |
Data folding in 3D nonvolatile memory |
Mrinal Kochar, Dennis S. Ea, Mikhail Palityka, Aaron Lee, Yew Yin Ng +1 more |
2018-01-02 |
| 9804922 |
Partial bad block detection and re-use using EPWR for block based architectures |
Mrinal Kochar, Derek McAuley, Piyush Sagdeo |
2017-10-31 |
| 9760303 |
Partially-bad block operation in 3-D nonvolatile memory |
Dennis S. Ea, Ivan Baran, Aaron Lee, Mrinal Kochar, Mikhail Palityka +1 more |
2017-09-12 |
| 9728262 |
Non-volatile memory systems with multi-write direction memory units |
Ivan Baran, Aaron Lee, Mrinal Kochar, Mikhail Palityka, Dennis S. Ea +1 more |
2017-08-08 |
| 9460780 |
Initialization techniques for multi-level memory cells using multi-pass programming |
Aaron Lee, Mrinal Kochar, Mikhail Palityka |
2016-10-04 |
| 9442842 |
Memory system performance configuration |
Preeti Yadav, Barys Sarana, Frederick Taylor Fernandez, Namita Joshi |
2016-09-13 |
| 9372629 |
System, method and apparatus for preventing data loss due to memory defects using latches |
Mrinal Kochar, Aaron Lee |
2016-06-21 |
| 9235470 |
Adaptive EPWR (enhanced post write read) scheduling |
Mrinal Kochar, Piyush Sagdeo |
2016-01-12 |