| 12293806 |
Static random-access memory (SRAM) apparatus and method for reducing wire delay |
Lava Kumar Pulluru, Gopi Sunanth Kumar Gogineni, Pushp Khatter |
2025-05-06 |
| 12205636 |
Write assist circuit for static random-access memory (SRAM) |
Poornima Venkatasubramanian, Pushp Khatter, Lava Kumar Pulluru, Ved Prakash, Anurag Kumar +1 more |
2025-01-21 |
| 12087387 |
Methods and systems for managing read operation of memory device with single ended read path |
Lava Kumar Pulluru, Poornima Venkatasubramanian, Ved Prakash, Pushp Khatter |
2024-09-10 |
| 11790982 |
Circuits for power down leakage reduction in random-access memory |
Ankur Gupta, Parvinder Kumar Rana |
2023-10-17 |
| 11017848 |
Static random-access memory (SRAM) system with delay tuning and control and a method thereof |
Ambuj Jain, Akash GUPTA, Parvinder Kumar Rana, Abhishek Kesarwani |
2021-05-25 |
| 10998018 |
Apparatus and methods for compensating for variations in fabrication process of component(s) in a memory |
Shubham RANJAN, Parvinder Kumar Rana, Janardhan Achanta |
2021-05-04 |
| 10672443 |
Methods and systems for performing decoding in finFET based memories |
Ankur Gupta, Abhishek Kesarwani, Parvinder Kumar Rana, Lava Kumar Pulluru |
2020-06-02 |
| 10304507 |
Memory providing signal buffering scheme for array and periphery signals and operating method of the same |
Parvinder Kumar Rana, Akash GUPTA |
2019-05-28 |
| 10147493 |
System on-chip (SoC) device with dedicated clock generator for memory banks |
Parvinder Kumar Rana, Lava Kumar Pulluru |
2018-12-04 |
| 8958254 |
High performance two-port SRAM architecture using 8T high performance single port bit cell |
Parvinder Kumar Rana, Lakshmikantha V. Holla |
2015-02-17 |
