| 12188982 |
Test method for delay circuit and test circuitry |
Chun-Chi Yu, Chih-Wei Chang |
2025-01-07 |
| 11978497 |
DDR SDRAM signal calibration device and method |
Chun-Chi Yu, Chih-Wei Chang, Ger-Chih Chou |
2024-05-07 |
| 11888487 |
Phase interpolation device and multi-phase clock generation device |
Tsung-Han Tsai, Peng Lin |
2024-01-30 |
| 11315656 |
Detection circuit and detection method |
Shih-Han Lin, Chun-Chi Yu, Chih-Wei Chang, Gerchih Chou, Shih-Chang Chen +2 more |
2022-04-26 |
| 11270745 |
Method of foreground auto-calibrating data reception window and related device |
Shih-Chang Chen, Chun-Chi Yu, Chih-Wei Chang, Fu-Chin Tsai, Shih-Han Lin +1 more |
2022-03-08 |
| 10998020 |
Memory system and memory access interface device thereof |
Fu-Chin Tsai, Chun-Chi Yu, Chih-Wei Chang, Gerchih Chou, Shih-Chang Chen +2 more |
2021-05-04 |
| 10916278 |
Memory controller and memory data receiving method for generate better sampling clock signal |
Chun-Chi Yu, Chih-Wei Chang, Gerchih Chou, Shih-Chang Chen, Fu-Chin Tsai +2 more |
2021-02-09 |
| 10698846 |
DDR SDRAM physical layer interface circuit and DDR SDRAM control device |
Chun-Chi Yu, Chih-Wei Chang, Gerchih Chou, Shih-Chang Chen |
2020-06-30 |