Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JA

James M. Apland — 13 Patents

QUQuicklogic: 11 patents #8 of 70Top 15%
Cypress Semiconductor: 1 patents #1,072 of 1,852Top 60%
San Jose, CA: #5,025 of 32,062 inventorsTop 20%
California: #47,433 of 386,348 inventorsTop 15%
Overall (All Time): #362,438 of 4,157,543Top 9%
13 Patents All Time
James M. Apland has been granted 13 US patents while listed as an inventor at Quicklogic. The first was granted in 1992 and the most recent in April 2003. James M. Apland ranks #362,438 of 4,157,543 US inventors in our database (top 8.7%). Patent records list James M. Apland in San Jose, CA, US.

Issued Patents All Time

Showing 1–13 of 13 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
6552410 Programmable antifuse interfacing a programmable logic and a dedicated device David D. Eaton, Ket-Chong Yap, Kevin K. Yee, E. Thomas Hart, Andrew K. Chan +3 more 2003-04-22 $1,546,000
6542096 Serializer/deserializer embedded in a programmable device Andrew K. Chan, Senani Gunaratna, SunilKumar G. Mudunuri, Ket-Chong Yap 2003-04-01 $950,000
6140837 Charge pumps of antifuse programming circuitry powered from high voltage compatibility terminal David D. Eaton, Richard J. Wong 2000-10-31 $5,114,000
6101074 Power-up circuit for field programmable gate arrays Andrew K. Chan 2000-08-08 $11,026,000
6097651 Precharge circuitry in RAM circuit Andrew K. Chan, Ket-Chong Yap 2000-08-01 $5,956,000
6081129 Field programmable gate array having testable antifuse programming architecture and method therefore Paige A. Kolze 2000-06-27 $18,693,000
5986469 Programmable integrated circuit having L-shaped programming power buses that extend along sides of the integrated circuit David D. Eaton, Paige A. Kolze 1999-11-16 $3,286,000
5966028 Programming architecture for a programmable integrated circuit employing test antifuses and test transistors 1999-10-12
5955892 Programmable integrated circuit having test antifuse circuitry for testing programming conductors 1999-09-21
5898776 Security antifuse that prevents readout of some but not other information from a programmed field programmable gate array David D. Eaton, Andrew K. Chan 1999-04-27
5828538 Power-up circuit for field programmable gate arrays Andrew K. Chan 1998-10-27
5544070 Programmed programmable device and method for programming antifuses of a programmable device William D. Cox, Andrew K. Chan, Richard J. Wong, Kathryn E. Gordon 1996-08-06
5132936 MOS memory circuit with fast access time Paul D. Keswick 1992-07-21 $4,377,000