Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit layout utilizing separated active circuit and wiring regions

Integrated circuit layout utilizing separated active circuit and wiring regions

US Patent T101804 · Granted May 4, 1982

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

VLSI integrated circuit having parallel bonding areas1988
Master image chip organization technique or method1986
Master image chip organization technique or method1981
Integrated circuit layout utilizing separated active circuit and wiring regions1981
LSI Semiconductor device and fabrication thereof1981