Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-situ strip process for polysilicon etching in deep sub-micron technology

In-situ strip process for polysilicon etching in deep sub-micron technology

US Patent RE40007 · Granted Jan 22, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for reducing a low volatility byproduct from a wafer surface following an2006
Method for monitoring contaminating particles in a chamber2003
In-situ strip process for polysilicon etching in deep sub-micron technology2001
In-situ strip process for polysilicon etching in deep sub-micron technology2001
Method for initiating a helium alarm particle detector in a dry etching system p2001
Method to increase wafer utility by implementing deep trench in scribe line2001
Method to reduce contact resistance by means of in-situ ICP1999