Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System, method and apparatus for preventing data loss due to memory defects using latches

System, method and apparatus for preventing data loss due to memory defects using latches

US Patent 9983920 · Granted May 29, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient periodic backend refresh reads for reducing bit error rate in memory d2025
Dynamic read calibration2025
Reducing bit error rate in memory devices2025
Non-volatile storage system with program execution decoupled from dataload2024
Systems and methods for expediting design of physical components through use of 2023
Concurrent programming of multiple cells for non-volatile memory devices2022
Systems and methods for expediting design of physical components through use of 2022
Robust storage of bad column data and parity bits on word line2021
Concurrent programming of multiple cells for non-volatile memory devices2021
System countermeasure for read operation during TLC program suspend causing ADL 2020
Detecting a faulty memory block2020
Error detection for training non-volatile memories2019