Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing read disturb in partially written blocks of non-volatile memory

Techniques for reducing read disturb in partially written blocks of non-volatile memory

US Patent 9978456 · Granted May 22, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory with ongoing program read2025
Reliability improvement through delay between multi-stage programming steps in n2025
Word line-dependent word line and channel read setup time in first read state of2025
Systems and methods for birth time-based FIFO cache reaping2025
Systems and methods to avoid over programming at infrequent smart verify acquisi2025
Hybrid precharge select scheme to save program ICC2025
Driving device for vehicle2025
Non-volatile memory with faster post-erase defect testing2025
Optimized erratic program detection process2025
Non-volatile memory with efficient testing2025
Apparatus and method for detecting neighbor plane erase failures2025
Vera detection method to catch erase fail2025