Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for doping source and drain regions of a transistor by means of selective amorphisation

Method for doping source and drain regions of a transistor by means of selective amorphisation

US Patent 9966453 · Granted May 8, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for preparing a thin layer that includes forming a weakened zone in a cen2025
Method for manufacturing a SOI or SiGeOI type semiconductor-on-insulator substra2025
Semiconductor substrate polishing method2025
Semiconductor substrate polishing method2025
Method for modifying the strain state of a block of a semiconducting material2025
Method for modifying a strain state of at least one semiconductor layer2024
Three-dimensional microelectronic circuit with optimised distribution of its dig2024
Low-temperature method for transfer and healing of a semiconductor layer2024
Method for detecting the splitting of a substrate weakened by implanting atomic 2024
Method for fabricating a doped region of a microelectronic device2024
Method for manufacturing a doped zone of a microelectronic device2024
Method of forming a porous portion in a substrate2024