Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Providing memory training of dynamic random access memory (DRAM) systems using port-to-port loopbacks, and related methods, systems, and apparatuses

Providing memory training of dynamic random access memory (DRAM) systems using port-to-port loopbacks, and related methods, systems, and apparatuses

US Patent 9947377 · Granted Apr 17, 2018

Estimated economic value: $5,906,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and memory with configurable metadata portion2025
System and memory with configurable error-correction code (ECC) data protection 2023
System for providing a low latency and fast switched cascaded dual phased lock l2023
Enhanced data clock operations in memory2023
Methods and apparatus for in-memory device access control2023
Protected data streaming between memories2023
Partial refresh technique to save memory refresh power2023
Layout construction for addressing electromigration2022
Clocking scheme to receive data2022
Memory with system ECC2022
Memory with dynamic voltage scaling2022
Optimized error-correcting code (ECC) for data protection2022